production?
Q-What was your role in the silicon evaluation/product ramp? What tools did you use?
Q-Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Q-What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Q-What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Q-What types of CMOS memories have you designed? What were their size? Speed?
Q-What are the total number of lines written by you in C/C++? What compiler was used?
No comments:
Post a Comment